Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
ezynq
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
ezynq
Commits
69a48d20
Commit
69a48d20
authored
Jul 16, 2019
by
Oleg Dzhimiev
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added spl.c
parent
b4089481
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
98 additions
and
3 deletions
+98
-3
cpu.c
u-boot-tree/arch/arm/mach-zynq/cpu.c
+2
-3
spl.c
u-boot-tree/arch/arm/mach-zynq/spl.c
+96
-0
No files found.
u-boot-tree/arch/arm/mach-zynq/cpu.c
View file @
69a48d20
...
...
@@ -43,8 +43,7 @@ static const struct {
{
/* Sentinel */
},
};
/* ELPHEL: Added __weak because the function is overridden in ezynq.c */
__weak
int
arch_cpu_init
(
void
)
int
arch_cpu_init
(
void
)
{
zynq_slcr_unlock
();
#ifndef CONFIG_SPL_BUILD
...
...
@@ -84,7 +83,7 @@ void reset_cpu(ulong addr)
;
}
#if
ndef CONFIG_SYS_DCACHE_OFF
#if
!CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
void
enable_caches
(
void
)
{
/* Enable D-cache. I-cache is already enabled in start.S */
...
...
u-boot-tree/arch/arm/mach-zynq/spl.c
0 → 100644
View file @
69a48d20
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2014 - 2017 Xilinx, Inc. Michal Simek
*/
#include <common.h>
#include <debug_uart.h>
#include <spl.h>
#include <asm/io.h>
#include <asm/spl.h>
#include <asm/arch/hardware.h>
#include <asm/arch/sys_proto.h>
#include <asm/arch/ps7_init_gpl.h>
void
board_init_f
(
ulong
dummy
)
{
#ifndef CONFIG_EZYNQ
ps7_init
();
#endif
arch_cpu_init
();
#ifdef CONFIG_DEBUG_UART
/* Uart debug for sure */
debug_uart_init
();
puts
(
"Debug uart enabled
\n
"
);
/* or printch() */
#endif
}
#ifdef CONFIG_SPL_BOARD_INIT
void
spl_board_init
(
void
)
{
preloader_console_init
();
#if defined(CONFIG_ARCH_EARLY_INIT_R) && defined(CONFIG_SPL_FPGA_SUPPORT)
arch_early_init_r
();
#endif
board_init
();
}
#endif
u32
spl_boot_device
(
void
)
{
u32
mode
;
switch
((
zynq_slcr_get_boot_mode
())
&
ZYNQ_BM_MASK
)
{
#ifdef CONFIG_SPL_SPI_SUPPORT
case
ZYNQ_BM_QSPI
:
puts
(
"qspi boot
\n
"
);
mode
=
BOOT_DEVICE_SPI
;
break
;
#endif
case
ZYNQ_BM_NAND
:
mode
=
BOOT_DEVICE_NAND
;
break
;
case
ZYNQ_BM_NOR
:
mode
=
BOOT_DEVICE_NOR
;
break
;
#ifdef CONFIG_SPL_MMC_SUPPORT
case
ZYNQ_BM_SD
:
puts
(
"mmc boot
\n
"
);
mode
=
BOOT_DEVICE_MMC1
;
break
;
#endif
case
ZYNQ_BM_JTAG
:
mode
=
BOOT_DEVICE_RAM
;
break
;
default:
puts
(
"Unsupported boot mode selected
\n
"
);
hang
();
}
return
mode
;
}
#ifdef CONFIG_SPL_OS_BOOT
int
spl_start_uboot
(
void
)
{
/* boot linux */
return
0
;
}
#endif
void
spl_board_prepare_for_boot
(
void
)
{
ps7_post_config
();
debug
(
"SPL bye
\n
"
);
}
#ifdef CONFIG_SPL_LOAD_FIT
int
board_fit_config_name_match
(
const
char
*
name
)
{
/* Just empty function now - can't decide what to choose */
debug
(
"%s: %s
\n
"
,
__func__
,
name
);
return
0
;
}
#endif
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment