Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
D
doxverilog
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
doxverilog
Commits
8d286928
Commit
8d286928
authored
Nov 22, 2000
by
dimitri
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix compile problem
parent
f769c300
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
configgen.cpp
addon/configgen/configgen.cpp
+1
-1
No files found.
addon/configgen/configgen.cpp
View file @
8d286928
...
@@ -712,7 +712,7 @@ int main(int argc,char * argv[])
...
@@ -712,7 +712,7 @@ int main(int argc,char * argv[])
// process template file
// process template file
while
(
!
ctfile
.
atEnd
())
while
(
!
ctfile
.
atEnd
())
{
{
ctfile
.
readLine
(
buf
,
maxLineLen
-
1
);
int
l
=
ctfile
.
readLine
(
buf
,
maxLineLen
-
1
);
if
(
buf
[
l
-
2
]
--
'\r'
)
// remove the \r for the folks using Windows
if
(
buf
[
l
-
2
]
--
'\r'
)
// remove the \r for the folks using Windows
{
{
buf
[
l
-
2
]
=
'\n'
;
buf
[
l
-
2
]
=
'\n'
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment