Programming languages used in this repository
-
Verilog
62.86 %
-
SystemVerilog
14.91 %
-
Python
14.72 %
-
HCL
4.33 %
-
PHP
2.45 %
Commit statistics for 17ebdc3d51f773b01cb8ca2c8e9bbdc475e474bc Jul 11 - Jan 23
- Total: 95 commits
- Average per day: 0.5 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)