Skip to content

X
x393_sata
Commit 05c77d23 authored by Alexey Grebenkin's avatar Alexey Grebenkin
Browse files
Options

Complete host commit, pre-testing

parent 1aebe5e1
Show whitespace changes
Inline Side-by-side
Showing with 368 additions and 240 deletions
host/oob.v
View file @ 05c77d23
...@@ -33,8 +33,6 @@ module oob #( ...@@ -33,8 +33,6 @@ module oob #(
input wire clk, input wire clk,
// reset oob // reset oob
input wire rst, input wire rst,
// gtx is ready = all resets are done TODO move it to control oobstart/status control block
input wire gtx_ready,
// oob responces // oob responces
input wire rxcominitdet_in, input wire rxcominitdet_in,
input wire rxcomwakedet_in, input wire rxcomwakedet_in,
...@@ -64,6 +62,8 @@ module oob #( ...@@ -64,6 +62,8 @@ module oob #(
// doc p265, link is established after 3back-to-back non-ALIGNp // doc p265, link is established after 3back-to-back non-ALIGNp
output wire link_up, output wire link_up,
// link goes down - if rxelecidle
output wire link_down,
// the device itself sends cominit // the device itself sends cominit
output wire cominit_req, output wire cominit_req,
...@@ -196,6 +196,17 @@ assign txelecidle = set_wait_cominit | txelecidle_r; ...@@ -196,6 +196,17 @@ assign txelecidle = set_wait_cominit | txelecidle_r;
// indicate if link up condition was made // indicate if link up condition was made
assign link_up = clr_wait_linkup; assign link_up = clr_wait_linkup;
// link goes down when line is idle
reg rxelecidle_r;
reg rxelecidle_rr;
always @ (posedge clk)
begin
rxelecidle_rr <= rxelecidle_r;
rxelecidle_r <= rxelecidle;
end
assign link_down = rxelecidle_rr;
// indicate that device is requesting for oob // indicate that device is requesting for oob
reg cominit_req_r; reg cominit_req_r;
wire cominit_req_set; wire cominit_req_set;
......
host/oob_ctrl.v 0 → 100644
View file @ 05c77d23
/*******************************************************************************
* Module: oob_ctrl
* Date: 2015-07-11
* Author: Alexey
* Description: module to start oob sequences and to handle errors
*
* Copyright (c) 2015 Elphel, Inc.
* oob_ctrl.v is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* oob_ctrl.v file is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/
`include "oob.v"
module oob_ctrl #(
parameter DATA_BYTE_WIDTH = 4,
parameter CLK_SPEED_GRADE = 2 // 1 - 75 Mhz, 2 - 150Mhz, 4 - 300Mhz
)
(
// sata clk = usrclk2
input wire clk,
// reset oob
input wire rst,
// gtx is ready = all resets are done
input wire gtx_ready,
// oob responces
input wire rxcominitdet_in,
input wire rxcomwakedet_in,
input wire rxelecidle_in,
// oob issues
output wire txcominit,
output wire txcomwake,
output wire txelecidle,
// input data stream (if any data during OOB setting => ignored)
input wire [DATA_BYTE_WIDTH*8 - 1:0] txdata_in,
input wire [DATA_BYTE_WIDTH - 1:0] txcharisk_in,
// output data stream to gtx
output wire [DATA_BYTE_WIDTH*8 - 1:0] txdata_out,
output wire [DATA_BYTE_WIDTH - 1:0] txcharisk_out,
// input data from gtx
input wire [DATA_BYTE_WIDTH*8 - 1:0] rxdata_in,
input wire [DATA_BYTE_WIDTH - 1:0] rxcharisk_in,
// bypassed data from gtx
output wire [DATA_BYTE_WIDTH*8 - 1:0] rxdata_out,
output wire [DATA_BYTE_WIDTH - 1:0] rxcharisk_out,
// obvious
input wire rxbyteisaligned,
// shows if channel is ready
output wire phy_ready
);
// oob sequence needs to be issued
wire oob_start;
// connection established, all further data is valid
wire oob_done;
// doc p265, link is established after 3back-to-back non-ALIGNp
wire link_up;
wire link_down;
// the device itself sends cominit
wire cominit_req;
// allow to respond to cominit
wire cominit_allow;
// status information to handle by a control block if any exists
// incompatible host-device speed grades (host cannot lock to alignp)
wire oob_incompatible; // TODO
// timeout in an unexpected place
wire oob_error;
// noone responds to our cominits
wire oob_silence;
// for the resync sake
reg rxbyteisaligned_r;
reg rxbyteisaligned_rr;
always @ (posedge clk)
begin
rxbyteisaligned_rr <= rxbyteisaligned_r;
rxbyteisaligned <= rxbyteisaligned;
end
// 1 - link is up and running, 0 - probably not
reg link_state;
// 1 - connection is being established, 0 - is not
reg oob_state;
assign phy_ready = link_state & gtx_ready & rxbyteisaligned_rr;
always @ (posedge clk)
link_state <= (link_state | link_up) & ~link_down & ~rst;
always @ (posedge clk)
oob_state <= (oob_state | oob_start | cominit_req & cominit_allow) & ~oob_error & ~oob_silence & ~link_up & ~rst;
// decide when to issue oob: always when gtx is ready
assign oob_start = gtx_ready & ~oob_state;
// let devices always begin oob sequence, if only it's not a glitch
assign cominit_allow = cominit_req & link_state;
oob #(
.DATA_BYTE_WIDTH (DATA_BYTE_WIDTH),
.CLK_SPEED_GRADE (CLK_SPEED_GRADE)
)
oob
(
// sata clk = usrclk2
.clk (clk),
// reset oob
.rst (rst),
// oob responces
.rxcominitdet_in (rxcominitdet_in),
.rxcomwakedet_in (rxcomwakedet_in),
.rxelecidle_in (rxelecidle_in),
// oob issues
.txcominit (txcominit),
.txcomwake (txcomwake),
.txelecidle (txelecidle),
// input data stream (if any data during OOB setting => ignored)
.txdata_in (txdata_in),
.txcharisk_in (txcharisk_in),
// output data stream to gtx
.txdata_out (txdata_out),
.txcharisk_out (txcharisk_out),
// input data from gtx
.rxdata_in (rxdata_in),
.rxcharisk_in (rxcharisk_in),
// bypassed data from gtx
.rxdata_out (rxdata_out),
.rxcharisk_out (rxcharisk_out),
// oob sequence needs to be issued
.oob_start (oob_start),
// connection established, all further data is valid
.oob_done (oob_done),
// doc p265, link is established after 3back-to-back non-ALIGNp
.link_up (link_up),
.link_down (link_down),
// the device itself sends cominit
.cominit_req (cominit_req),
// allow to respond to cominit
.cominit_allow (cominit_allow),
// status information to handle by a control block if any exists
// incompatible host-device speed grades (host cannot lock to alignp)
.oob_incompatible (oob_incompatible),
// timeout in an unexpected place
.oob_error (oob_error),
// noone responds to our cominits
.oob_silence (oob_silence)
);
endmodule
sata_host.v
View file @ 05c77d23
...@@ -18,45 +18,15 @@ ...@@ -18,45 +18,15 @@
* You should have received a copy of the GNU General Public License * You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> . * along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/ *******************************************************************************/
/* `include "sata_phy.v"
* For now assuming the actual rtl would be Ashwin's `include "link.v"
*/ `include "transport.v"
module sata_host( `include "command.v"
// TODO trim these old interfaces
// command, control and status
output wire ready_for_cmd,
input wire new_cmd,
input wire [1:0] cmd_type,
input wire [31:0] sector_count,
input wire [31:0] sector_addr,
// data and user clock
input wire [31:0] sata_din,
input wire sata_din_we,
output wire sata_core_full,
output wire [31:0] sata_dout,
input wire sata_dout_re,
output wire sata_core_empty,
input wire data_clk_in,
input wire data_clk_out,
// timer
output wire [31:0] sata_timer,
// phy
input wire clkin_150,
input wire reset,
output wire linkup,
output wire txp_out,
output wire txn_out,
input wire rxp_in,
input wire rxn_in,
output wire plllkdet,
output wire dcmlocked
// end of old ifaces
module sata_host(
input wire rst,
// sata clk
output wire clk,
// temporary // temporary
input wire [31:0] al_cmd_in; // == {cmd_type, cmd_port, cmd_val, cmd_done_bad, cmd_done_good; cmd_busy} input wire [31:0] al_cmd_in; // == {cmd_type, cmd_port, cmd_val, cmd_done_bad, cmd_done_good; cmd_busy}
input wire al_cmd_val_in; input wire al_cmd_val_in;
...@@ -102,7 +72,15 @@ module sata_host( ...@@ -102,7 +72,15 @@ module sata_host(
input wire [3:0] al_sh_port_in, input wire [3:0] al_sh_port_in,
input wire al_sh_port_val_in, input wire al_sh_port_val_in,
// top-level ifaces
// ref clk from an external source, shall be connected to pads
input wire extclk_p;
input wire extclk_n;
// sata physical link data pins
input wire txp_out;
input wire txn_out;
input wire rxp_in;
input wire rxn_in;
); );
...@@ -313,36 +291,36 @@ command command( ...@@ -313,36 +291,36 @@ command command(
); );
// issue a frame // issue a frame
wire frame_req; wire tl2ll_frame_req;
// frame started to be transmitted // frame started to be transmitted
wire frame_ack; wire tl2ll_frame_ack;
// frame issue was rejected because of incoming frame with higher priority // frame issue was rejected because of incoming frame with higher priority
wire frame_rej; wire tl2ll_frame_rej;
// LL is not ready to receive a frame request. frame_req shall be low if busy is asserted // LL is not ready to receive a frame request. frame_req shall be low if busy is asserted
wire frame_busy; wire tl2ll_frame_busy;
// frame was transmitted w/o probles and successfully received @ a device side // frame was transmitted w/o probles and successfully received @ a device side
wire frame_done_good; wire tl2ll_frame_done_good;
// frame was transmitted, but device messages of problems with receiving // frame was transmitted, but device messages of problems with receiving
wire frame_done_bad; wire tl2ll_frame_done_bad;
// LL reports of an incoming frame transmission. They're always allowed and have the highest priority // LL reports of an incoming frame transmission. They're always allowed and have the highest priority
wire incom_start; wire ll2tl_incom_start;
// LL reports of a completion of an incoming frame transmission. // LL reports of a completion of an incoming frame transmission.
wire incom_done; wire ll2tl_incom_done;
// LL reports of errors in current FIS // LL reports of errors in current FIS
wire incom_invalidate; // TODO wire ll2tl_incom_invalidate; // TODO
// TL analyzes FIS and returnes if FIS makes sense. // TL analyzes FIS and returnes if FIS makes sense.
wire incom_ack_good; wire ll2tl_incom_ack_good;
// ... and if it doesn't // ... and if it doesn't
wire incom_ack_bad; wire ll2tl_incom_ack_bad;
// transmission interrupts // transmission interrupts
// TL demands to brutally cancel current transaction TODO // TL demands to brutally cancel current transaction TODO
wire sync_escape_req; wire tl2ll_sync_escape_req;
// acknowlegement of a successful reception TODO // acknowlegement of a successful reception TODO
wire sync_escape_ack; wire tl2ll_sync_escape_ack;
// TL demands to stop current recieving session TODO // TL demands to stop current recieving session TODO
wire incom_stop_req; wire tl2ll_incom_stop_req;
// shows if dma activate was received (a pulse) // shows if dma activate was received (a pulse)
wire got_dma_activate; wire got_dma_activate;
...@@ -352,20 +330,20 @@ wire data_limit_exceeded; ...@@ -352,20 +330,20 @@ wire data_limit_exceeded;
// LL data // LL data
// data inputs from LL // data inputs from LL
wire [DATA_BYTE_WIDTH*8 - 1:0] ll_data_in; wire [DATA_BYTE_WIDTH*8 - 1:0] ll2tl_data;
wire [DATA_BYTE_WIDTH/2 - 1:0] ll_data_mask_in; wire [DATA_BYTE_WIDTH/2 - 1:0] ll2tl_data_mask;
wire ll_data_val_in; wire ll2tl_data_val;
wire ll_data_last_in; wire ll2tl_data_last;
// transport layer tells if its inner buffer is almost full // transport layer tells if its inner buffer is almost full
wire ll_data_busy_out; wire ll2tl_data_busy;
// data outputs to LL // data outputs to LL
wire [DATA_BYTE_WIDTH*8 - 1:0] ll_data_out; wire [DATA_BYTE_WIDTH*8 - 1:0] tl2ll_data;
// not implemented yet TODO // not implemented yet TODO
wire [DATA_BYTE_WIDTH*8 - 1:0] ll_data_mask_out; wire [DATA_BYTE_WIDTH*8 - 1:0] tl2ll_data_mask;
wire ll_data_last_out; wire tl2ll_data_last;
wire ll_data_val_out; wire tl2ll_data_val;
wire ll_data_strobe_in; wire tl2ll_data_strobe;
// watchdog timers calls. They shall be handled in TL, but for debug purposes are wired to the upper level // watchdog timers calls. They shall be handled in TL, but for debug purposes are wired to the upper level
// when eof acknowledgement is not received after sent FIS // when eof acknowledgement is not received after sent FIS
...@@ -529,76 +507,19 @@ transport transport( ...@@ -529,76 +507,19 @@ transport transport(
); );
// data s from transport layer
// data stream (if any data during OOB setting => ignored)
wire [DATA_BYTE_WIDTH*8 - 1:0] data_in,
// in case of strange data aligments and size (1st mentioned @ doc, p.310, odd number of words case)
// Actually, only last data bundle shall be masked, others are always valid.
// Mask could be encoded into 3 bits instead of 4 for qword, but encoding+decoding aren't worth the bit
// TODO, for now not supported, all mask bits are assumed to be set
wire [DATA_BYTE_WIDTH/2 - 1:0] data_mask_in,
// buffer read strobe
wire data_strobe_out,
// transaction's last data budle pulse
wire data_last_in,
// read data is valid (if 0 while last pulse wasn't received => need to hold the line)
wire data_val_in,
// data s to transport layer
// read data, same as related s
wire [DATA_BYTE_WIDTH*8 - 1:0] data_out,
// same thing - all 1s for now. TODO
wire [DATA_BYTE_WIDTH/2 - 1:0] data_mask_out,
// count every data bundle read by transport layer, even if busy flag is set
// let the transport layer handle oveflows by himself
wire data_val_out,
// transport layer tells if its inner buffer is almost full
wire data_busy_in,
wire data_last_out,
// request for a new frame transition
wire frame_req,
// a little bit of overkill with the cound of response signals, think of throwing out 1 of them
// LL tells back if it cant handle the request for now
wire frame_busy,
// LL tells if the request is transmitting
wire frame_ack,
// or if it was cancelled because of simultanious incoming transmission
wire frame_rej,
// TL tell if the outcoming transaction is done and how it was done
wire frame_done_good,
wire frame_done_bad,
// if started an incoming transaction
wire incom_start,
// if incoming transition was completed
wire incom_done,
// if incoming transition had errors
wire incom_invalidate,
// transport layer responds on a completion of a FIS
wire incom_ack_good,
wire incom_ack_bad,
// oob sequence is reinitiated and link now is not established or rxelecidle // oob sequence is reinitiated and link now is not established or rxelecidle
wire link_reset, wire link_reset,
// TL demands to brutally cancel current transaction
wire sync_escape_req,
// acknowlegement of a successful reception
wire sync_escape_ack,
// TL demands to stop current recieving session
wire incom_stop_req,
// s from phy
// phy is ready - link is established // phy is ready - link is established
wire phy_ready, wire phy_ready,
// data-primitives stream from phy // data-primitives stream from phy
wire [DATA_BYTE_WIDTH*8 - 1:0] phy_data_in, wire [DATA_BYTE_WIDTH*8 - 1:0] phy2ll_data;
wire [DATA_BYTE_WIDTH/2 - 1:0] phy_isk_in, // charisk wire [DATA_BYTE_WIDTH/2 - 1:0] phy2ll_isk; // charisk
wire [DATA_BYTE_WIDTH/2 - 1:0] phy_err_in, // disperr | notintable wire [DATA_BYTE_WIDTH/2 - 1:0] phy2ll_err; // disperr | notintable
// to phy // to phy
wire [DATA_BYTE_WIDTH*8 - 1:0] phy_data_out, wire [DATA_BYTE_WIDTH*8 - 1:0] ll2phy_data;
wire [DATA_BYTE_WIDTH/2 - 1:0] phy_isk_out // charisk wire [DATA_BYTE_WIDTH/2 - 1:0] ll2phy_isk; // charisk
link link( link link(
...@@ -608,73 +529,102 @@ link link( ...@@ -608,73 +529,102 @@ link link(
// data inputs from transport layer // data inputs from transport layer
// input data stream (if any data during OOB setting => ignored) // input data stream (if any data during OOB setting => ignored)
.data_in (data_in), .data_in (tl2ll_data),
// in case of strange data aligments and size (1st mentioned @ doc, p.310, odd number of words case) // in case of strange data aligments and size (1st mentioned @ doc, p.310, odd number of words case)
// Actually, only last data bundle shall be masked, others are always valid. // Actually, only last data bundle shall be masked, others are always valid.
// Mask could be encoded into 3 bits instead of 4 for qword, but encoding+decoding aren't worth the bit // Mask could be encoded into 3 bits instead of 4 for qword, but encoding+decoding aren't worth the bit
// TODO, for now not supported, all mask bits are assumed to be set // TODO, for now not supported, all mask bits are assumed to be set
.data_mask_in (data_mask_in), .data_mask_in (tl2ll_data_mask),
// buffer read strobe // buffer read strobe
.data_strobe_out (data_strobe_out), .data_strobe_out (tl2ll_data_strobe),
// transaction's last data budle pulse // transaction's last data budle pulse
.data_last_in (data_last_in), .data_last_in (tl2ll_data_last),
// read data is valid (if 0 while last pulse wasn't received => need to hold the line) // read data is valid (if 0 while last pulse wasn't received => need to hold the line)
.data_val_in (data_val_in), .data_val_in (tl2ll_val),
// data outputs to transport layer // data outputs to transport layer
// read data, same as related inputs // read data, same as related inputs
.data_out (data_out), .data_out (ll2tl_data),
// same thing - all 1s for now. TODO // same thing - all 1s for now. TODO
.data_mask_out (data_mask_out), .data_mask_out (ll2tl_data_mask),
// count every data bundle read by transport layer, even if busy flag is set // count every data bundle read by transport layer, even if busy flag is set
// let the transport layer handle oveflows by himself // let the transport layer handle oveflows by himself
.data_val_out (data_val_out), .data_val_out (ll2tl_data_val),
// transport layer tells if its inner buffer is almost full // transport layer tells if its inner buffer is almost full
.data_busy_in (data_busy_in), .data_busy_in (ll2tl_busy),
.data_last_out (data_last_out), .data_last_out (ll2tl_data_last),
// request for a new frame transition // request for a new frame transition
.frame_req (frame_req), .frame_req (tl2ll_frame_req),
// a little bit of overkill with the cound of response signals, think of throwing out 1 of them // a little bit of overkill with the cound of response signals, think of throwing out 1 of them
// LL tells back if it cant handle the request for now // LL tells back if it cant handle the request for now
.frame_busy (frame_busy), .frame_busy (tl2ll_frame_busy),
// LL tells if the request is transmitting // LL tells if the request is transmitting
.frame_ack (frame_ack), .frame_ack (tl2ll_frame_ack),
// or if it was cancelled because of simultanious incoming transmission // or if it was cancelled because of simultanious incoming transmission
.frame_rej (frame_rej), .frame_rej (tl2ll_frame_rej),
// TL tell if the outcoming transaction is done and how it was done // TL tell if the outcoming transaction is done and how it was done
.frame_done_good (frame_done_good), .frame_done_good (tl2ll_frame_done_good),
.frame_done_bad (frame_done_bad), .frame_done_bad (tl2ll_frame_done_bad),
// if started an incoming transaction // if started an incoming transaction
.incom_start (incom_start), .incom_start (ll2tl_incom_start),
// if incoming transition was completed // if incoming transition was completed
.incom_done (incom_done), .incom_done (ll2tl_incom_done),
// if incoming transition had errors // if incoming transition had errors
.incom_invalidate (incom_invalidate), .incom_invalidate (ll2tl_incom_invalidate),
// transport layer responds on a completion of a FIS // transport layer responds on a completion of a FIS
.incom_ack_good (incom_ack_good), .incom_ack_good (ll2tl_incom_ack_good),
.incom_ack_bad (incom_ack_bad), .incom_ack_bad (ll2tl_incom_ack_bad),
// oob sequence is reinitiated and link now is not established or rxelecidle // oob sequence is reinitiated and link now is not established or rxelecidle
.link_reset (link_reset), .link_reset (link_reset),
// TL demands to brutally cancel current transaction // TL demands to brutally cancel current transaction
.sync_escape_req (sync_escape_req), .sync_escape_req (tl2ll_sync_escape_req),
// acknowlegement of a successful reception // acknowlegement of a successful reception
.sync_escape_ack (sync_escape_ack), .sync_escape_ack (tl2ll_sync_escape_ack),
// TL demands to stop current recieving session // TL demands to stop current recieving session
.incom_stop_req (incom_stop_req), .incom_stop_req (tl2ll_incom_stop_req),
// inputs from phy // inputs from phy
// phy is ready - link is established // phy is ready - link is established
.phy_ready (phy_ready), .phy_ready (phy_ready),
// data-primitives stream from phy // data-primitives stream from phy
.phy_data_in (phy_data_in), .phy_data_in (phy2ll_data),
.phy_isk_in (phy_isk_in), // charisk .phy_isk_in (phy2ll_isk), // charisk
.phy_err_in (phy_err_in), // disperr | notintable .phy_err_in (phy2ll_err), // disperr | notintable
// to phy // to phy
.phy_data_out (phy_data_out), .phy_data_out (ll2phy_data),
.phy_isk_out // charis .phy_isk_out (ll2phy_isk)// charis
); );
sata_phy phy(
.rst (rst),
// sata clk, generated in pll as usrclk2
.clk (clk),
// state
.phy_ready (phy_ready),
// top-level ifaces
// ref clk from an external source, shall be connected to pads
.extclk_p (extclk_p),
.extclk_n (extclk_n),
// sata link data pins
.txp_out (txp_out),
.txn_out (txn_out),
.rxp_in (rxp_in),
.rxn_in (rxn_in),
// to link layer
.ll_data_out (phy2ll_data),
.ll_charisk_out (phy2ll_isk),
.ll_err_out (phy2ll_err),
// from link layer
.ll_data_in (ll2phy_data),
.ll_charisk_in (ll2phy_charisk)
);
endmodule endmodule
sata_phy.v
View file @ 05c77d23
...@@ -2,7 +2,7 @@ ...@@ -2,7 +2,7 @@
* Module: sata_phy * Module: sata_phy
* Date: 2015-07-11 * Date: 2015-07-11
* Author: Alexey * Author: Alexey
* Description: Ashwin's sata_phy replacement with 7-series support * Description: phy-level, including oob, clock generation and GTXE2
* *
* Copyright (c) 2015 Elphel, Inc. * Copyright (c) 2015 Elphel, Inc.
* sata_phy.v is free software; you can redistribute it and/or modify * sata_phy.v is free software; you can redistribute it and/or modify
...@@ -18,46 +18,45 @@ ...@@ -18,46 +18,45 @@
* You should have received a copy of the GNU General Public License * You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> . * along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/ *******************************************************************************/
`include "oob_ctrl.v"
module sata_phy( module sata_phy(
input wire REFCLK_PAD_P_IN, // GTX reference clock input input wire rst,
input wire REFCLK_PAD_N_IN, // GTX reference clock input // sata clk, generated in pll as usrclk2
input wire RXP0_IN, // Receiver input output wire clk,
input wire RXN0_IN, // Receiver input
input wire GTXRESET_IN, // Main GTX reset
input wire CLKIN_150, // reliable clock input
// Input from Link Layer // state
input wire [31:0] tx_datain, output wire phy_ready,
input wire tx_charisk_in,
output wire DCMLOCKED_OUT, // DCM locked // top-level ifaces
output wire PLLLKDET_OUT_N, // PLL Lock Detect // ref clk from an external source, shall be connected to pads
output wire TXP0_OUT, input wire extclk_p,
output wire TXN0_OUT, input wire extclk_n,
output wire LINKUP, // sata link data pins
output wire LINKUP_led, output wire txp_out,
output wire GEN2_led, output wire txn_out,
output wire align_en_out, input wire rxp_in,
output wire sata_user_clk, input wire rxn_in,
// Outputs to Link Layer
output wire [31:0] rx_dataout, // to link layer
output wire [3:0] rx_charisk_out, output wire [31:0] ll_data_out,
output wire [7:0] CurrentState_out, output wire [3:0] ll_charisk_out,
output wire rxelecidle_out, output wire [3:0] ll_err_out, // TODO!!!
// Rudiments
input wire [35:0] sata_phy_ila_control, // from link layer
input wire [35:0] oob_control_ila_control input wire [31:0] ll_data_in,
input wire [3:0] ll_charisk_in
); );
parameter CHIPSCOPE = "FALSE"; parameter CHIPSCOPE = "FALSE";
wire [31:0] txdata; wire [31:0] txdata;
wire txcharisk; wire [3:0] txcharisk;
wire [63:0] rxdata; wire [63:0] rxdata;
wire [7:0] rxcharisk; wire [3:0] rxcharisk;
wire [31:0] rxdata_out; wire [31:0] rxdata_out;
wire [31:0] txdata_in;
wire [3:0] txcharisk_in;
wire [3:0] rxcharisk_out; wire [3:0] rxcharisk_out;
wire linkup;
wire linkup_led;
wire rxcomwakedet; wire rxcomwakedet;
wire rxcominitdet; wire rxcominitdet;
...@@ -69,37 +68,41 @@ wire rxelecidle; ...@@ -69,37 +68,41 @@ wire rxelecidle;
wire txelecidle; wire txelecidle;
wire rxbyteisaligned; wire rxbyteisaligned;
OOB_control oob_control(
.oob_control_ila_control (36'h0), oob_ctrl oob_ctrl(
//-------- GTX Ports --------/ // sata clk = usrclk2
.clk (sata_user_clk), .clk (clk),
.reset (GTXRESET_IN), // reset oob
.rxreset (/*rxreset*/), .rst (rst),
.rx_locked (cplllock), // gtx is ready = all resets are done
// OOB generation and detection signals from GTX .gtx_ready (gtx_ready),
// oob responces
.rxcominitdet_in (rxcominitdet),
.rxcomwakedet_in (rxcomwakedet),
.rxelecidle_in (rxelecidle),
// oob issues
.txcominit (txcominit), .txcominit (txcominit),
.txcomwake (txcomwake), .txcomwake (txcomwake),
.cominitdet (rxcominitdet), .txelecidle (txelecidle),
.comwakedet (rxcomwakedet),
.rxelecidle (rxelecidle), // input data stream (if any data during OOB setting => ignored)
.txelecidle_out (txelecidle), .txdata_in (txdata_in),
.txcharisk_in (txcharisk_in),
// output data stream to gtx
.txdata_out (txdata_out),
.txcharisk_out (txcharisk_out),
// input data from gtx
.rxdata_in (rxdata_in),
.rxcharisk_in (rxcharisk_in),
// bypassed data from gtx
.rxdata_out (rxdata_out),
.rxcharisk_out (rxcharisk_out),
// receiving data is aligned
.rxbyteisaligned (rxbyteisaligned), .rxbyteisaligned (rxbyteisaligned),
.tx_dataout (txdata), // outgoing GTX data
.tx_charisk_out (txcharisk), // GTX charisk out
.rx_datain (rxdata[31:0]), // incoming GTX data
.rx_charisk_in (rxcharisk[3:0]), // GTX charisk in
.gen2 (1'b1), // for SATA Generation 2
//----- USER DATA PORTS---------// // shows if channel is ready
.tx_datain (tx_datain), // User datain port .phy_ready (phy_ready)
.tx_charisk_in (tx_charisk_in), // User charisk in port
.rx_dataout (rxdata_out), // User dataout port
.rx_charisk_out (rxcharisk_out), // User charisk out port
.linkup (linkup),
.linkup_led_out (linkup_led),
.align_en_out (align_en_out),
.CurrentState_out (CurrentState_out)
); );
wire cplllockdetclk; // TODO wire cplllockdetclk; // TODO
...@@ -147,7 +150,7 @@ always @ (posedge gtrefclk) ...@@ -147,7 +150,7 @@ always @ (posedge gtrefclk)
*/ */
wire usrpll_locked; wire usrpll_locked;
assign cpllreset = GTXRESET_IN; assign cpllreset = rst;
assign rxreset = ~cplllock | cpllreset; assign rxreset = ~cplllock | cpllreset;
assign txreset = ~cplllock | cpllreset; assign txreset = ~cplllock | cpllreset;
assign rxuserrdy = usrpll_locked & cplllock & ~cpllreset & ~rxreset & rxeyereset_done; assign rxuserrdy = usrpll_locked & cplllock & ~cpllreset & ~rxreset & rxeyereset_done;
...@@ -226,23 +229,21 @@ usrclk_pll( ...@@ -226,23 +229,21 @@ usrclk_pll(
/* /*
* Padding for an external input clock @ 150 MHz * Padding for an external input clock @ 150 MHz
* TODO !!! Temporary moved to sata_top
*/ */
assign gtrefclk = CLKIN_150; localparam [1:0] CLKSWING_CFG = 2'b11;
/*localparam [1:0] CLKSWING_CFG = 2'b11;
IBUFDS_GTE2 #( IBUFDS_GTE2 #(
.CLKRCV_TRST ("TRUE"), .CLKRCV_TRST ("TRUE"),
.CLKCM_CFG ("TRUE"), .CLKCM_CFG ("TRUE"),
.CLKSWING_CFG (CLKSWING_CFG) .CLKSWING_CFG (CLKSWING_CFG)
) )
ext_clock_buf( ext_clock_buf(
.I (REFCLK_PAD_P_IN), .I (extclk_p),
.IB (REFCLK_PAD_N_IN), .IB (extclk_n),
.CEB (1'b0), .CEB (1'b0),
.O (gtrefclk), .O (gtrefclk),
.ODIV2 () .ODIV2 ()
); );
*/
GTXE2_CHANNEL #( GTXE2_CHANNEL #(
.SIM_RECEIVER_DETECT_PASS ("TRUE"), .SIM_RECEIVER_DETECT_PASS ("TRUE"),
.SIM_TX_EIDLE_DRIVE_LEVEL ("X"), .SIM_TX_EIDLE_DRIVE_LEVEL ("X"),
...@@ -656,7 +657,7 @@ dut( ...@@ -656,7 +657,7 @@ dut(
.TXOUTCLKPCS (), .TXOUTCLKPCS (),
.TXOUTCLKSEL (3'b010), .TXOUTCLKSEL (3'b010),
.TXRATEDONE (), .TXRATEDONE (),
.TXCHARISK ({7'b0, txcharisk}), .TXCHARISK ({4'b0, txcharisk}),
.TXGEARBOXREADY (), .TXGEARBOXREADY (),
.TXHEADER (3'd0), .TXHEADER (3'd0),
.TXSEQUENCE (7'd0), .TXSEQUENCE (7'd0),
...@@ -683,20 +684,17 @@ dut( ...@@ -683,20 +684,17 @@ dut(
/* /*
* Interfaces * Interfaces
*/ */
assign DCMLOCKED_OUT = usrpll_locked;
assign PLLLKDET_OUT_N = cplllock;
assign rxn = RXN0_IN;
assign rxp = RXP0_IN;
assign TXN0_OUT = txn;
assign TXP0_OUT = txp;
assign cplllockdetclk = CLKIN_150; assign cplllockdetclk = CLKIN_150;
assign drpclk = CLKIN_150; assign drpclk = CLKIN_150;
assign LINKUP = linkup;
assign LINKUP_led = linkup_led; assign clk = usrclk2;
assign rx_dataout = rxdata_out; assign rxn = rxn_in;
assign rx_charisk_out = rxcharisk_out; assign rxp = rxp_in;
assign rxelecidle_out = rxelecidle; assign txp_out = txn;
assign GEN2_led = 1'b0; assign txp_out = txp;
assign sata_user_clk = usrclk2; assign ll_data_out = rxdata_out;
assign ll_charisk_out = rxcharisk_out;
assign txdata_in = ll_data_in;
assign txcharisk_in = ll_charisk_in;
endmodule endmodule
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment