Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
8b0a0f11b24aa9c92a4c88bd2d7e08b6414e0652
Switch branch/tag
x393
.settings
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
made tools run successfully, no timing errors
· 8b0a0f11
Andrey Filippov
authored
9 years ago
8b0a0f11
Name
Last commit
Last update
..
com.elphel.vdt.FPGA_project.prefs
started simulation
10 years ago
com.elphel.vdt.ISExst.prefs
working on synthesis with Vivado tools
10 years ago
com.elphel.vdt.VivadoBitstream.prefs
troubleshooting lack of DONE during loading of the bitfile
10 years ago
com.elphel.vdt.VivadoPlace.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoSynthesis.prefs
made tools run successfully, no timing errors
9 years ago
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoTimingReportImplemented.prefs
testing hardware, adding related code
10 years ago
com.elphel.vdt.VivadoTimingReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.iverilog.prefs
debugging larger frames write/read
10 years ago
com.elphel.vdt.prefs
new subproject
10 years ago
Andrey Filippov authored8b0a0f11