Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
56006910c67dc8423363f76c778424fb1714165c
Switch branch/tag
x393
.settings
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
more changes to convert project
· 56a59c77
Andrey Filippov
authored
10 years ago
56a59c77
Name
Last commit
Last update
..
com.elphel.vdt.FPGA_project.prefs
bug fixes, implemented read pattern test, so all major DDR3 modes are tested: write and read leveling, write and read
10 years ago
com.elphel.vdt.ISExst.prefs
added configuration for ISE, timing constraints for Vivado
10 years ago
com.elphel.vdt.VivadoBitstream.prefs
troubleshooting lack of DONE during loading of the bitfile
10 years ago
com.elphel.vdt.VivadoPlace.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoSynthesis.prefs
troubleshooting lack of DONE during loading of the bitfile
10 years ago
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoTimingReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.iverilog.prefs
more changes to convert project
10 years ago
com.elphel.vdt.prefs
new subproject
10 years ago
Andrey Filippov authored56a59c77