Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
3d67d687e8e8fb2afb119ed3f2ecbd31e3cc8937
Switch branch/tag
x393
.settings
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
debugging
· 8b1e18d4
Andrey Filippov
authored
10 years ago
8b1e18d4
Name
Last commit
Last update
..
com.elphel.vdt.FPGA_project.prefs
added modules, simulating
10 years ago
com.elphel.vdt.VivadoBitstream.prefs
added missing files
10 years ago
com.elphel.vdt.VivadoPlace.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoSynthesis.prefs
added modules, simulating
10 years ago
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.VivadoTimingReportSynthesis.prefs
working on ddr3 phy
10 years ago
com.elphel.vdt.iverilog.prefs
debugging
10 years ago
com.elphel.vdt.prefs
new subproject
10 years ago
Andrey Filippov authored8b1e18d4