-
Andrey Filippov authored
bug fixes, implemented read pattern test, so all major DDR3 modes are tested: write and read leveling, write and read
01028931
bug fixes, implemented read pattern test, so all major DDR3 modes are tested: write and read leveling, write and read
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
com.elphel.vdt.FPGA_project.prefs | Loading commit data... | |
com.elphel.vdt.ISExst.prefs | Loading commit data... | |
com.elphel.vdt.VivadoBitstream.prefs | Loading commit data... | |
com.elphel.vdt.VivadoPlace.prefs | Loading commit data... | |
com.elphel.vdt.VivadoSynthesis.prefs | Loading commit data... | |
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs | Loading commit data... | |
com.elphel.vdt.VivadoTimingReportSynthesis.prefs | Loading commit data... | |
com.elphel.vdt.iverilog.prefs | Loading commit data... | |
com.elphel.vdt.prefs | Loading commit data... |