Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for f92c85e24b6fe84c0ca4f250c5dbd65314e66022 Apr 26 - Jul 05

  • Total: 239 commits
  • Average per day: 0.5 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)