Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for f32d82b381412c1c67be1ce4f5e7509db6390658 Apr 26 - Feb 16

  • Total: 732 commits
  • Average per day: 0.5 commits
  • Authors: 5

Commits per day of month

Commits per weekday

Commits per day hour (UTC)