Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for f21c367f79c88d9ac4f4db53686d841fad4d0968 Apr 26 - Jun 01
- Total: 204 commits
- Average per day: 0.5 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)