Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for f18a13be125005ff02b27a9f81e35677c3b3716c Apr 26 - Aug 15

  • Total: 301 commits
  • Average per day: 0.6 commits
  • Authors: 2

Commits per day of month

Commits per weekday

Commits per day hour (UTC)