Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for ef92619915a8024dc58dd1dc8f34012415b177a6 Apr 26 - Feb 12

  • Total: 730 commits
  • Average per day: 0.5 commits
  • Authors: 5

Commits per day of month

Commits per weekday

Commits per day hour (UTC)