Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for ed9b0982430324dd897f4179dee26d04924e530d Apr 26 - May 01
- Total: 12 commits
- Average per day: 2.0 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)