Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for ed8c5ddb915e69d0bfaf913395c2a1f152975bb4 Apr 26 - May 21
- Total: 806 commits
- Average per day: 0.4 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)