Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for ecd4a5095d64a28ce990fed2ec61e45d47a3b182 Apr 26 - Feb 05

  • Total: 80 commits
  • Average per day: 0.3 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)