Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for e61b4d60ec1c446c5734027ab6b3ba9987c32904 Apr 26 - Apr 26

  • Total: 1 commits
  • Average per day: 1.0 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)