Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for df69d5558e5626cc06d45eac44459e10bf472d81 Apr 26 - Feb 25
- Total: 113 commits
- Average per day: 0.4 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)