Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for d7ad5f889192ab38b114fe93b9b2b66c6bc62937 Apr 26 - Jan 18

  • Total: 719 commits
  • Average per day: 0.5 commits
  • Authors: 5

Commits per day of month

Commits per weekday

Commits per day hour (UTC)