Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for d27a42685b1c2d8008b5436ad88b2a1af68c9305 Apr 26 - Apr 04
- Total: 470 commits
- Average per day: 0.7 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)