Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for cb0bd828e39bd1c3523c742c40e04d13a7ece218 Apr 26 - Sep 02
- Total: 633 commits
- Average per day: 0.7 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)