Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for c8b0172192cd8c82f48da738750405e999bc6acb Apr 26 - May 13
- Total: 494 commits
- Average per day: 0.7 commits
- Authors: 4
Commits per day of month
Commits per weekday
Commits per day hour (UTC)