Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for c8904b67b498b43c14d6cf001193861f7873f14e Apr 26 - May 22

  • Total: 25 commits
  • Average per day: 0.9 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)