Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for c7b65d94bcf415e667d7bc63e7a75c3848fe6ca3 Apr 26 - May 15

  • Total: 19 commits
  • Average per day: 1.0 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)