Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for c72a52a9b632e33e788a18374f9c6286200bc4e4 Apr 26 - May 31
- Total: 31 commits
- Average per day: 0.9 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)