Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for c676b5f2501f6d94b5a38445d1dc8bc42b6fdb11 Apr 26 - May 15
- Total: 18 commits
- Average per day: 0.9 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)