Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for c411774089f3425f4de514e7a71f0770006a49ad Apr 26 - Mar 29
- Total: 455 commits
- Average per day: 0.6 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)