Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for c270adff76de3a4cc94b91e406bfb49dac1a244f Apr 26 - Apr 04
- Total: 766 commits
- Average per day: 0.4 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)