Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for bd5fb5652b405a4689e1dce21f9a5018e1b1ca06 Apr 26 - Nov 10

  • Total: 674 commits
  • Average per day: 0.7 commits
  • Authors: 5

Commits per day of month

Commits per weekday

Commits per day hour (UTC)