Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for b722b81840a21bfbeb044b640d10bc021c7f7dc6 Apr 26 - Mar 28
- Total: 448 commits
- Average per day: 0.6 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)