Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for ae1964a128e61b33ea48369db30f16bb03064d61 Apr 26 - Jan 02
- Total: 718 commits
- Average per day: 0.5 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)