Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for a19b199c752c5f9a6a93a95a87b1ab8b8571e161 Apr 26 - Jul 18

  • Total: 591 commits
  • Average per day: 0.7 commits
  • Authors: 5

Commits per day of month

Commits per weekday

Commits per day hour (UTC)