Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for 947d1d993dbbc5f1fef4df2b6637380746e2cdc5 Apr 26 - Aug 15

  • Total: 299 commits
  • Average per day: 0.6 commits
  • Authors: 2

Commits per day of month

Commits per weekday

Commits per day hour (UTC)