Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for 8eee7a909344249df3a44b1a3639b2d591e08aa0 Apr 26 - May 05

  • Total: 485 commits
  • Average per day: 0.7 commits
  • Authors: 4

Commits per day of month

Commits per weekday

Commits per day hour (UTC)