Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 890bad1c72c728d8c88cee8427f78ef2a3dbe298 Apr 26 - Apr 29
- Total: 179 commits
- Average per day: 0.5 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)