Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for 864a8593223776161994e48e0d596d3ccfeedaa5 Apr 26 - Feb 17

  • Total: 101 commits
  • Average per day: 0.3 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)