Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 730d8ca465f2d8408b690ce1fea86b1fe5c3e0c1 Apr 26 - Oct 06
- Total: 367 commits
- Average per day: 0.7 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)