Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for 72dc592d33c8ddcdf5f594d8a9a61ba680802cb8 Apr 26 - Jun 11

  • Total: 212 commits
  • Average per day: 0.5 commits
  • Authors: 1

Commits per day of month

Commits per weekday

Commits per day hour (UTC)