Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 614bc65976878adc91024b1e18b1a2c34b0c6e7b Apr 26 - Mar 29
- Total: 759 commits
- Average per day: 0.4 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)