Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 588817622e711e8e5a14a516c10b41fce87db341 Apr 26 - Apr 09
- Total: 156 commits
- Average per day: 0.4 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)