Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 56a59c77083631d63abbdcafd55b67032cd27a89 Apr 26 - Jan 11
- Total: 59 commits
- Average per day: 0.2 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)