Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 48b08174a5a20f807f013a109b8ce10b59ed5359 Apr 26 - Jul 19
- Total: 269 commits
- Average per day: 0.6 commits
- Authors: 2
Commits per day of month
Commits per weekday
Commits per day hour (UTC)