Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 3be43d4f84af4e23395f6e981c5a58e5fe37f701 Apr 26 - Jan 07
- Total: 798 commits
- Average per day: 0.6 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)