Programming languages used in this repository

  •   Verilog
    56.25 %
  •   Python
    29.11 %
  •   HCL
    7.27 %
  •   SystemVerilog
    6.82 %
  •   Tcl
    0.3 %

Commit statistics for 374d7837522fc4ee4c66c041e60b5c0396bf20aa Apr 26 - May 05

  • Total: 486 commits
  • Average per day: 0.7 commits
  • Authors: 4

Commits per day of month

Commits per weekday

Commits per day hour (UTC)