Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 313a1564d4ffd6f3b3abdc79dd9ce5b34773f8de Apr 26 - Apr 27
- Total: 6 commits
- Average per day: 3.0 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)