Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 2e520be56d5f8325d9208a429c930e7609693943 Apr 26 - Jan 03
- Total: 793 commits
- Average per day: 0.6 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)