Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 20cada45abe7cff163f9a46f13f3702949d2e986 Apr 26 - Oct 27
- Total: 392 commits
- Average per day: 0.7 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)