Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 13382f6249e5d6c4117b784fe2dc18cc34758407 Apr 26 - Jul 28
- Total: 204 commits
- Average per day: 0.4 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)