Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 0524b747d6214302c3e7e3b495f3074760940c43 Apr 26 - Jul 20
- Total: 273 commits
- Average per day: 0.6 commits
- Authors: 2
Commits per day of month
Commits per weekday
Commits per day hour (UTC)