Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 015d731bea055a9b63eb2f8f01a446c48f08d790 Apr 26 - Mar 30
- Total: 741 commits
- Average per day: 0.5 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)